DOE-ILP Based Simultaneous Power and Read Stability Optimization in Nano-CMOS SRAM
نویسندگان
چکیده
Garima Thakral Computer Science and Engineering University of North Texas, Denton, TX 76203. Email: [email protected] Saraju P. Mohanty Computer Science and Engineering University of North Texas, Denton, TX 76203. Email: [email protected] Dhiraj K. Pradhan Department of Computer Science University of Bristol, Bristol, UK. Email: [email protected] Elias Kougianos Electrical Engineering Technology University of North Texas, Denton, TX 76203. Email: [email protected]
منابع مشابه
DOE-ILP Assisted Conjugate-Gradient Optimization of High-κ/Metal-Gate Nano-CMOS SRAM
Low power consumption and stability in Static Random Access Memories (SRAMs) is essential for embedded multimedia and communication applications. This paper presents a novel design flow for power minimization of nano-CMOS SRAMs, while maintaining their stability. A 32 nm High-κ/Metal-Gate SRAM has been used as example circuit. The baseline SRAM circuit is subjected to power minimization using a...
متن کاملStatistical DOE-ILP based power-performance-process (P3) optimization of nano-CMOS SRAM
As technology continues to scale, maintaining important figures of merit of Static Random Access Memories (SRAMs), such as power dissipation and an acceptable Static Noise Margin (SNM), becomes increasingly challenging. In this paper, we address SRAM instability and power (leakage) dissipation in scaled-down technologies by presenting a novel design flow for simultaneous Power minimization, Per...
متن کاملCell Stability Analysis of Conventional 6t Dynamic 8t Sram Cell in 45nm Technology
A SRAM cell must meet requirements for operation in submicron/nano ranges. The scaling of CMOS technology has significant impact on SRAM cell -random fluctuation of electrical characteristics and substantial leakage current. In this paper we present dynamic column based power supply 8T SRAM cell and comparing the proposed SRAM cell with respect to conventional SRAM 6T in various aspects. To ver...
متن کامل6T SRAM at 45nm CMOS technology for low power optimization
SRAM is designed to provide an interface with CPU and to replace DRAMs in systems that require very low power consumption. Low power SRAM design is crucial since it takes a large fraction of total power and die area in high performance processors. A SRAM cell must meet the requirements for the operation in submicron/nano ranges. 8T SRAM is traditionally concerned as a more reliable memory cell,...
متن کاملLow Power and Improved Read Stability Cache Design in 45nm Technology
–Cache is fastest memory which is played vital role in the present trend.Cache is achieved by SRAM. The scaling of CMOS technology has significant impact on SRAM cell -random fluctuation of electrical characteristics and substantial leakage current. In this paper we proposed dynamic column based power supply 8T SRAM cell to improve the read stability and low leakage. In this paper we compare th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- J. Low Power Electronics
دوره 6 شماره
صفحات -
تاریخ انتشار 2010